Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Conference paper

Accelerating Deep Neural Networks with Analog Memory Devices

Stefano Ambrogio, Pritish Narayanan, et al.

AICAS 2020

Paper

Exploring the design space for crossbar arrays built with mixed-ionic-electronic-conduction (MIEC) access devices

Pritish Narayanan, Geoffrey W. Burr, et al.

IEEE J-EDS

Paper

Voltage polarity effects in Ge₂Sb₂Te ₅-based phase change memory devices

Alvaro Padilla, Geoffrey W. Burr, et al.

Journal of Applied Physics

Conference paper

Analog optical correlation of volume holograms for searching digital databases

Geoffrey W. Burr, Holger Hanssen, et al.

OC 1999

View all publications

Abstract

Related

Accelerating Deep Neural Networks with Analog Memory Devices

Exploring the design space for crossbar arrays built with mixed-ionic-electronic-conduction (MIEC) access devices

Voltage polarity effects in Ge2Sb2Te 5-based phase change memory devices

Analog optical correlation of volume holograms for searching digital databases

Voltage polarity effects in Ge₂Sb₂Te ₅-based phase change memory devices